As the name suggests All Q ,C and ZD the Bias and buffer phases. Its main goal is to provide a stable MOSFET Gates and offset voltage and the voltage buffer amplifier stage of the High Resource capacity. What would have without the phase response and the effect
Slew rate is indeed very bad. The flip side of the coin is not the extra step
Introduction of an additional dominant pole in the amplifier feedback loop.