The rest of this paper is organized as follows: Section 2 introduces
the architecture of the location cache system. Section 3
presents simulation results on access delay and power consumption
of the proposed hardware. Section 4 studies the performance and
power efficiency of the proposed system. We conclude the paper in
Section 5.