1. INTRODUCTION
Control dependencies between instructions prevent pipelined
processors from meeting maximum performance. Specifically
for pipelined ILP (Instruction Level Parallelism) processors,
as the amount of parallelism grows, control dependencies
become one of the limiting factors to increase the