a shared bus is used due to technology
constraints discussed above, the available memory bandwidth
to the storage has to be shared among multiple CPUs. With
a store-through cache, it is necessary to arbitrate for the bus
and invalidate copies in the other caches for each byte to be
stored by the CPU