Today, to fabricate individual module can be realized using surface mounted devices
technology (SMD), bare dice for the high levels of miniaturization and fine pitch interconnect schemes. In term of waferlevel
3D packaging, fabrication for multiple device layers by using epitaxial growth of Silicon or stacking of wafers have
became an alternative solution for the maximal miniaturization (in millimeter size).