Since epilogues are executed with all interrupts enabled, the period of time during which interrupts are blocked is re-duced. Since critical sections are not secured by disabling interrupts, the latency of the highest priority interrupt han-dler can be determined solely basing on the hardware spec-ification of the underlying CPU.