A hypothetical interconnection topology where each PE has a dedicated bus to broadcast data would require just a single clock cycle for all the PEs to broadcast their cost. While such a topology is expensive and infeasible especially for large designs,