voltage drop during the gating, different value for
storage capacitor were observed. For analysis of
proposed circuit, Pspice model for solid state starter
and input rectifier drive section was used. The
minimum voltage across SCR, for required gate
impulse, was determined.