The rest of this paper is organized as follows. In Section 2. we describe the heterogeneous architecture of the speech
recognition SOC. In Section 3, the algorithmic details of the chip are described. Evaluation results on the test board are given
in Section 4. In the last section, we summarize the performance and application fields of our speech recognition SOC.