Our previous work [16] achieved end-to-end error detection for a very restricted class of multithreaded memory systems. In that work, we designed an all-hardware scheme for dynamic verification (online checking) of sequential consistency (DVSC), which is the most restrictive consistency model