Using this general approach, we rebuild Ipek et al., and present quantitative evidence of significantly higher performance with respect to their original design (Section 6). We also use our general mechanism to design DRAM schedulers that can target energy efficiency (Section 7), as well as throughput/fairness of multiprogrammed workloads (Section 8). The designs prove significantly superior to the state of the art in each case.