The subject lot was put on hold due to low yield on set up Final Hot , test fail is 07.03 vl_ul_th. Bin15 Linear Rev Out V. We’ve tried on several test set up got the same result.
Could you review the char datalag and and let us know your advice ? Thank you in advance.