These constraints are due to what the hardware can support efficiently in TLBs. Defining a page, as above, allows the hardware to be based on bit-selection. Supporting unaligned virtual physical addresses require hardware adders/comparators that are more complicated. All existing microprocessor TLBs that we are familiar with require these alignment restrictions