Since the write(A) instruction of T2 in schedule 3 of Figure 14.6 does not conflict
with the read(B) instruction of T1, we can swap these instructions to generate an
equivalent schedule, schedule 5, in Figure 14.7. Regardless of the initial system
state, schedules 3 and 5 both produce the same final system state.