The register configuration scheme,
shown in Figure 6 uses 32-bit words to encode chip selects
and provide write enables, addressing and data. A write
transaction requires one single 32-bit word to be written to
the bus. In addition, a read transaction requires to write a
32-bit word to the bus and to read back 32-bit word from the
register. .