This is in contrast to the
approach adopted in [11], where a unique hardware circuit
is generated for each input graph instance. Such approaches
require the FPGA to be reconfigured with a newly
generated circuit if the input graph changes. This in turn
requires relatively more time for recompilation and
configuring the FPGA.