Through proposed way to accelerate the simulation, this paper has solved the speed problems encountered in gate-level power simulation, and greatly accelerated the whole process of power analysis, while still maintaining a good accuracy of power calculation. Using this method, it provides possibility to run large-scale circuit’s power analysis in gate-level. Therefore, different programs can be simulated in gate-level quickly so as to provide further low-power design guidance.