In addition an approach is presented to organize I/O buffer in such a way that the stalling probability of a PE should be reduced to exploit efficiently data and task
level parallelism.
The total power consumption by all the PEs synthesized on 130 nm technology at
200 MHz and 1.5 V is 105.04 mW.