based on the simulated-annealing algorithms, they can
only treat medium-sized circuits since they do not have
good quality-time trade-off characteristics for large
circuits. This paper describes a deter ministic algorithm
with good speed ups for large circuits