However, at least some of the data will not be in the cache, and accesses will have
to go to the shared memory. Moreover, the caches need to be kept coherent; that
is, if a processor performs a write to a memory location, the data in that memory
location should be either updated at or removed from any processor where the
data are cached