Maximum application DDR read bandwidth (running under BRAM). Bandwidth scales linearly with
the number of cores until the DDR interface is saturated (four to five cores). The upper bound is dictated by
the DDR interface frequency (the third frequency listed for each system configuration).