Afterwards, an IC-layout is produced in the place&route step
which is tested and verified in the sign-off phase. Various
constraints have to be defined in the flow, which is a painstaking,
iterative procedure. Various factors, e.g. clock restrictions,
power supply or cell density and power distribution can lead to
problems later in the flow and have to be iteratively corrected
in a previous step.