Hence, in our evaluation, we try to emulate the most
common commercially available multicore chips. Also,
since powering down cores to save energy can cause large
latencies while waiting for these cores to power up again,
we evaluate a theoretically more efficient scenario involving the use of different fixed frequency cores.