The architecture domain is unique in its ability to use
runtime knowledge of application behavior and the thermal
status of the chip to control execution rate, distribute
the workload, and extract instruction-level parallelism
(ILP). On-chip temperature sensors can provide information
about local hot spots and temperature gradients that
can be combined with dynamic information about ILP in
order to precisely regulate temperature while minimizing
performance loss.