The System Level Design Language Workshop, the Future of VHDL Workshop and several other forums on object- oriented VHDL are currently discussing the question whether to extend VHDL or to define a new language for formal language based specification of systems. The focus primarily lies on design and on the description of design written in an executable language that allows an early detection of erron !hrough simulation, respectively.