write
buffer, caches, interconnect switches and links, and
memory and cache controllers. The injected errors
included data and address bit flips; dropped, reordered,
mis-routed, and duplicated messages; and reorderings
and incorrect forwarding in the LSQ and write buffer.
For each test, an error time, error type,