We will first consider the case where once device j gets control of the bus (Gj 1), it retains that control until it is no longer requesting it (until Rj 0). Further, we will assume that it must return to the idle state for one clock period between allocations. This results in the following state diagram.