In additional, it is critical to keep shortchannel effects under control when a transistor is turned on
and reduce subthreshold leakage when a transistor is off. In
order to maintainthe electric field as CMOS transistors are
scaled, the gate dielectric thickness should also be shrunk
proportionally.