Such architectural models provide the extraction of all important parameters, including
access latency, dynamic access power, leakage power, die area, and I/O bandwidth etc., to facilitate architecture-level analysis, and to bridge the gap between the abundant research activities